BEST AVAILABLE COPY

Our Docket No.: 0325,00364

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

SEP 0.9 2004

In ic Application of:

Applicant

Michael T. Moore et al

Application No.:

09/605,503

Examiner

Malzelin, D.

billed

June 28, 2000

Art Groupe

2124

Fig

METHOD OF IMPLEMENTING LOGIC FUNCTIONS USING A

LOOK-UP-TABLE

Thereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Mail Stop Appeal Brief - Patents, Commissioner for Patents, P.O. Box 1350, Alexandria, VA 22313-1450, on December 2 3003

## APPEAL BRIEF

Mad Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandina, VA 22313-1450

Den Sut

Appellants submit, in triplicate, the following Appeal Brief pursuant to 37 C.F.R. §1.192 for consideration by the Board of Patent Appeals and Interferences. Appellants also submit below the a PTO-2038 Form in the amount of \$330,00 to cover the cost of filing the opening brief as required by 37 C.F.R. \$1.17(c). Please charge any additional fees or credit any overpayment to our Deposit Account Number 50-0541.

Docket Number: 0325,00364

Application No.:

## TABLE OF CONTENTS

1.	REAL	PARTY	IN	INTEREST
----	------	-------	----	----------

- IF RELATED APPEALS AND INTERPERENCES
- HE STATUS OF CLAIMS
- IV STATUS OF AMENDMENTS
- V SOMMARY OF INVENTION
- VI ISSUES
- VII. GROUPING OF CLAIMS

## VID. ARGUMENTS

- A Selected groupings of the claims are each compliant with 35 U.S.C. §112.
- ii. Selected groupings of the claims are each patentable over White,
- C. Selected groupings of the claims are each patentable over White in view of Chehrazi et al.
- O Conclusion
- IX. APPENDIX

Docket Number: 0325,00364

Application No.:

## 1. REAL PARTY IN INTEREST

The real party in interest is the Assignce. Cypress Senuconductor Corporation.

# II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences known to the Appellants, Appellants' legal representative, or Assignee which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

## HL STATUS OF CLAUMS

Claims 1-20 are pending and remain rejected. The Appellants hursby appeal the respection of claims 1-20.

### IV. STATUS OF AMENDMENTS

Appellants are appealing a final Office Action issued by the Examiner on July 3, On August 27, 2003, Appellants filed an Amendment After Final and requested reconsideration of the claims. On September 23, 2003, an Advisory Action was issued by the I xammer indicating that (i) the claim amendments would be entered for the purposes of appeal and (ii) the claims remained rejected. On October 3, 2003, Appellants filed a Notice of Appeal.

## V. SUMMARY OF INVENTION

The present invention concerns an apparatus generally comprising a first look-uptable (102b), a second look-up-table (102c) and a logic circuit (104). The first look-up-table may

Docker Number: 0325,00364

Application No.:

be configured to generate a first partial product signal (RFSULTb) from a first address formed by

concatenating a first input signal (INa) and a second input signal (INd). The second look-up-table

may be configured to generate a second partial product signal (RESULTe) from a second address

formed by concatenating a third input signal (INb) and a fourth input signal (INc). The logic circuit

may be configured to generate an output signal (OUT) in response to the first partial product signal

and the second partial product signal. The first look-up-tuble and the second look-up-table may be

implemented within a multiport memory.

VI. <u>ISSUES</u>

The first issue is whether claims 7-11 are patentable under 35 U.S.C. §112, second

pacagraph.

The second issue is whether claims 1-11 and 13-20 are patentable under 35 U.S.C.

§102(b) over White, U.S. Patent No. 4,344,151.

The third issue is whether claim 12 is patentable under 35 U.S.C. §103(a) over White

in view of Chehrazi et al., U.S. Patent No. 6,353,843 (horeafter Chehrazi).

VII. GROUPING OF CLAIMS

Appellants contend that the claims of the present invention do not stand or fall

together. In particular, the following groups of claims are separately patentable:

Group 1:

Claims 1, 4, 14 and 15 stand together

Group 2:

Claim 2 stands alone.

Group 3:

Claim 3 stands alone.

Docket Number: 0325,00364

Application No.:

CHRISTOPHER MAIORANA

Group 4: Claim 5 stands alone.

Group 5: Claims 6 and 17 stand together.

Group 6: Claims 7, 8 and 9 stand together

Group 7: Claims 10 and 11 stand together.

Group 8: Claim 12 stands alone.

Group 9: Claims 13, 16, 18, 19 and 20 stand together.

The claim(s) in each group is(are) separately patentially from the claim(s) in any other

groups

## VIII. ARGUMENTS

A. Selected groupings of claims are each patentable under 35 U.S.C.\$ 112.

## 35 U.S.C.§ 112

1. Group 6 (claims 7, 8 and 9) is patentable under 35 U.S.C.§ 112, second paragraph.

The fixaminer rejected the claims of group 6 "as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention." However, the Examiner failed to provide any evidence or argument that the claim language was either (i) indefinite and/or (ii) not the subject matter that the Appellants regard as the invention. Instead, the Examiner asserted that "[t]he concatenating of first and fourth input signals

Docker Nomber: 0325.00364

Application No.:

<sup>&</sup>lt;sup>1</sup> Office Action, July 3, 2003, page 3, section 5, lines 1/3

Office Action, July 3, 2003, page 3, section 5

for addressing the third loop-up table is mis-descriptive, note Fig. 1933. Mis-descriptive does not appear to be a valid argument for a 35 U.S.C. §112, second paragraph rejection.4 Therefore, the Examiner has failed to establish that the claims of group 6 are not in compliance with 35 U.S.C. \$117 second paragraph for lack of evidence or arguments

Assuming, argueudo, that the Examiner intended the "mid-descriptive" argument to be an indefinite argument (for which Appellants' representative does not necessarily agree), the claims of group 6 are sill descriptive relative to FIG. I or the application. In particular, the claims of group 6, through dependency on claim 1, provide (i) a first look-up-table (LUT) configured to generate a first partial product signal from a first address formed by concatenating a first input signal and (ii) a second input signal and a second look-up-table configured to generate a second partial product signal from a second address formed by concatenating a third up at signal and a fourth input signal. FIG. Lof the application shows an example implementation of an apparatus with four lookup tables 102a-102n and four signals INa, INb, INc and INd. One of ordinary skill in the art would understand that the four input signals of the claims may be illustrated, for example, by the four signals INa, INb, INc and INd. Therefore, the claimed first and the second look up-tables may be illustrated by either (i) the LUT 102b and LUT 102c or (ii) the LUT 102n and LUT 102a

Claim 7 provides a third look-up-table contigured to generate a third partial product signal from a third address formed by concatenating the first input signal and the fourth input signal. Using the example where the claimed first look-up-table is illustrated by the LUT 102b and the

Docker Number: 0325.00364

Application No.:

<sup>\*</sup>Office Action, July 3, 2003, page 3, section 5, lines 4 5

Manual of Patent Examining Procedure (M.P.F.P.), Eighth Edition, Revised February 2003, § 1171.

claimed second look-up table is illustrated by the LUT 302c, the claimed first, second, third and fourth upon signals may be illustrated by the signals INa. INd. INb and INc, respectively. Thus, the claimed third look-up-table may be illustrated by the LUL 102n with the claimed first and fourth input signals being illustrated by the signals INa and INc. respectively. Therefore, claim 7 is not mis descriptive as asserted by the Examiner.3

Claim 8 provides a fourth look-up table configured to generate a fourth partial product agnal from a fourth address formed by concatenating the second input signid and the third input siepal. The fourth claimed look-up-table may be illustrated by the ECI-102a with the claimed second and third input signals being illustrated by the signals INd and IND, respectively. Therefore, the claim 8 is not mis descriptive as asserted by the Examine r.6. As such, the claims of group 6 are fully compliant with 35 U.S.C. §112, second paragraph and the rejection should be reversed.

Group 7 (claims 10 and 11) is patentable under 35 U.S.C.§ 112, second 2. paragraph.

The Examiner rejected the claims of group to has being indefinite for failing to pathentially point out and distinctly claim the subject matter which applicant regards as the invention of flowever, the Examiner failed to provide any evidence or argument that the claim language was either (i) indefinite and/or (ii) not the subject matter that the Appellants regard as the

Docker Number: 0325,00364

Application No.;

Office Action, July 3, 2003, page 3, section 5, lines 4-5

<sup>&</sup>quot;Office Action, July 3, 2003, page 3, section 5, him 5

<sup>&#</sup>x27;Office Action, July 3, 2003, page 3, section 5, hires 1-3.

invention.' Instead, the Examiner asserted that "[c]Iaim 10 is mis-descriptive because the first partial product again in not shifted, note the equation on page 8, line 3.5° Miss descriptive does not appear to be a valid argument for a 35 U.S.C. §112, second paragraph rejection." Therefore, the Examiner has failed to establish that the claims of group 7 are not in compliance with 35 U.S.C. §112, second paragraph for lack of evidence or arguments.

HRISTOPHER MAIORANA

Assuming, arguendo, that the Examiner intended the "nord descriptive" argument to be an indefinite argument (for which Appellants' representative does not necessarily agree), the chainer of group 7 are sill descriptive relative to the equation on page 8, line 3 of the application. In particular, the claims of group 7 provide shifting a first partial product signal. Using the above example (group 6) where the claimed first look-up-table is illustrated by the £UU 102b in FIG. 1 of the application, the claimed first partial product signal may be illustrated by the signal RESULTb generated from the input signals INa and INd. The equation on page 8, line 3 of the application shows shifting of the partial product signal RESULTb by way of an example multiplication (e.g., "") of A time D (e.g., A.D) that has been shifted (e.g., A.D0). The same multiplication and shift is also illustrated on page 7, lines 13-21 of the application as follows.

AB
\*CD
D.B
A.D.
C.B+ C.ARESULT

Docket Number: 0325,00364

Application No.:

Office Action, July 3, 2003, page 3, section 5

Office Action, July 3, 2003, page 3, section 5, line, 8 t.

<sup>49</sup> M.P.E.P., Righth Edition, Revised February 2003, §2174

Where the arrows ''' may represent logical shifts and the '' may indicate multiplication.

Therefore, claim 10 is not mis-descriptive as asserted by the Examiner <sup>15</sup>. As such, the claims of group 7 are fully compliant with 35 U.S.C. §112, second paragraph and the rejection should be reverse:

## B. Selected groupings of claims are each patentable over White,

## 35 U.S.C. § 102

the Federal Circuit has stated that "[t]o anticipate, every element and limitation of the claimed invention must be found in a single prior art reference, arranged as in the claim." (I implies added). The Federal circuit has added that the anticipation determination is viewed from one of ordinary skill in the art: "There must be no difference between the claimed invention and the reference disclosure, as viewed by a person of ordinary skill in the field of the invention." I furthermore, "A claim is anticipated only if each and every element as set forth in the claim is tound, either expressly or inherently described, in a single prior art reference."

Docker Number: 0325 00364

Application No.:

<sup>11</sup> Office Action, July 3, 2003, page 3, section 5, lines 505.

<sup>&</sup>lt;sup>17</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleretand Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genenicch Inc., 927 F.2d 1565, 18 U.S.P.Q 2d 1001, 1010 (Fed. Cir. 1991) (Empherical added by Appellant).

<sup>&</sup>lt;sup>13</sup> Scripps Clinic & Research Found, v. Genemech for 1927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (F. 3d. Cir. 1991).

<sup>\*\*</sup> Yerdegaal Brox. V. Union Oil Co. of California, 8144 (2d 628, USPQ241054, 1053 (Fed Cite, 1982)

#### Group 1 (claims 1, 4, 14 and 15) is not anticipated by White 1.

The claims of group 1 provide a first look-up table operation to generate a first partial preadest signal from a first address formed by concatenating a first input signal and a second input signal. In contrast, White appears to be silent regarding any memory element 21-28 utilizing an address formed by concurenating two input signals. In particular, column 4, line 17 of White states that elements 15, 16, 17 and 18 are summing means for the addresses Ar. Br. At and Br. A common definition for a "sum" is "the result of an addition,"  $^{66}$ . However, a "concatenation of two strings aand h is the string ab formed by joining a and b. From the common definitions, one of ordinary skill in the air would understand a summation to be a different operation than a concatenation. There fore, White does not appear to disclose or suggest a first look up-table configured to generate a for a partial product signal from a first address formed by concatenating a first input signal and a second uput signal as presently claimed.

The claims of group 1 further provide a multiport memory. The United States Patent and Trademark Office defines a "multiport memory" in class 771, subclass 149 as:

Subject matter including means or steps for controlling shared memory capable of supporting a plurality of simultaneous read accesses. (happhasis added)

One of ordinary skill in the art would not recognize the independent memory elements 21-28 of White, each having a single address input and a single data output, to form a shared memory of a conventional multiport memory. For example, the memory element 24 of White cannot be accessed

Dacket Number: 0325,00364

Application No.:

Amendment After Final, August 27, 2003, Appendix A, definition of "sum" from Eric Reissian's World of Mathematics.

<sup>16</sup> Amendment After Final, August 27, 2003, Appendix B, definition of "concatenation" from Eric Weisstein's World of Mathematics.

HRISTOPHER MAIORANA

through the address Bi. Therefore, White does not appear to disclose or suggest a multiport memory

as presently claimed.

The claims of group 1 further provide generating an output signal in response to the

first partial product signal and the second partial product signal. Assuming, arganido, that (i) the

metiony element 26 of White is similar to the claimed second look-up table and (ii) the output signal

or glement 41 in FIG. 1 of White is similar to the claimed output signal as asserted by the Exanoner P

(for which Appellants' representative does not necessarily agree), the output signal from element 41

or White does not appear to be generated in response to the signal generated by the memory 26 of

Where In particular, the output signal from memory 2n is received by element 3.2 and the output of

element 32 is directed to element 42 of White. Therefore, penna piece anticipation has not been

established for lack of evidence that the signals and elements of White are arranged as in the claims

of group 1

The claims of group 1 further provide four input signals. In contrast, the Examiner

note vites three address signals (Br. Ar and Ai) from White in rejecting the four claimed input

signale." Assuming, arguendo, that the signal Bi of White is smaller to the channel fourth input

sugget (for which the Appellants' representative does not necessarily agree), the signal Bi of White

does not appear to contribute to the input address for memories 25 or 26, which were asserted by the

Examining to be similar to the claimed first and second look-up-tables. Therefore, the Examiner has

\* Office Action, July 3, 2003, page 2, section 2, Inc., 5 and 7

<sup>18</sup> Office Action, July 3, 2003, page 2, section 2, lines 3.7.

<sup>19</sup> Office Action, July 3, 2003, page 2, section 2, tines 3 and 5.

Dock a Sumber: 0325,00364

Application No.:

facted to establish prima facte anticipation for lack of evidence that the addresses and memory

CHRISTOPHER MAIORANA

elements of White are arranged as in the group 1 claims.

In summary, the Examiner has failed to establish that White discloses or suggests (i)

concitenaing two input signals and (ii) a multiport memory. The fixaminer has also failed to

establish prima facte anticipation for (i) generating an output signal in response to the first partial

product signal and the second partial product signal and (ii) four uppt signals concatenated into two

look up tables. As such, the claims of group I are fully patentable over the ened reference and the

rejection should be reversed.

1. Group 2 (claim 2) is not anticipated by White

Claim 2 depends from claim 1 and thus contains all of the limitations of claim 1

(group 1). Consequently, the arguments presented above in support of the patentability of group 1

are the exporated hereunder in support of group 2.

Claim 2 further provides that the multiport memory comprises a dual port memory.

In contrast, White appears to be silent regarding dual port-memories. Therefore, White does not

appear to disclose or suggest a multiport memory comprising a dual port memory as presently

clamed

Furthermore, the Examiner has failed to provide any evidence of anticipation for the

changed dual port memory. 20 Therefore, the Examiner has failed to establish primariacle anticipation

that a multiport memory comprising a dual port memory is expressly or inherently described by

"Office Action, page 2, section 2.

Docker Number: 0325 00364

Application No.:

White A such, claim 2 is fully patentable over the cried reference and the rejection should be

reversed

3. Group 3 (claim 3) is not anticipated by White

Claim 3 depends from claim 1 and thus contains all of the functations of claim 1

(group 1). Consequently, the arguments presented above in support of the patentability of group 1

are incorporated hereunder in support of group 3.

Claim 3 further provides that the multiport memory comprises a quad port memory.

In contrast, White appears to be silent regarding quad port memories. Therefore, White does not

appear to disclose or suggest a multiport memory comprising a quad port memory as presently

claimed

Furthermore, the Examiner has asserted that the complex multiplier of White has four

utpht agards and thus constitutes a quad port memory. However, none of the four addresses Ar, Br,

Ai and Br of White appear to be able to access all of the memory elements 20-28 as would be the

case in a conventional quad port memory. For example, address Ar cannot access the contents of

anemory stoment 22. Instead, White appears to disclose nothing more than eight independent

sungle port memory elements each receiving information from at most two address among the four

addresses Ar, Br, Ai and Bi. Therefore, the Examiner has tailed to establish prima facie anticipation

that a quad port memory is expressly or inherently described by White. As such, claim 3 is fully

patentable over the cited reference and the rejection should be reversed

Docker Number: 0325,00364

Application No.:

4. Group 4 (claim 5) is not anticipated by White

Claim 5 depends from claim 1 and thus contains all of the limitations of claim 1

(group 1). Consequently, the arguments presented above in support of the patentability of group 1

me incorporated hereunder in support of group 4.

Claim 5 further provides a first input signal that is substantially equal to one of a third

input sugnal and a fourth input signal. In contrast, White appears to be silent regarding using a

substantially equal signal for two addresses into two of the memory elements 21-28. In particular,

FIGS. I not White appear to disclose that the address received by each memory element 21-28 is

unapic. Therefore, White does not appear to disclose or suggest a first input signal that is

sub-faraially equal to one of a third input signal and a fourth input signal as presently claimed.

Furthermore, the assertion by the Examiner to "note the above paragraph" does not

appose to provide any evidence that White discloses or suggests substantially equal input signals. (1)

Nothing in page 2, section 2 of the Office Action appears to dife evidence in White for substantially -

equal inputs. Therefore, the Examiner has failed to establish prima facts, anticipation that

substantially equal inputs are expressly or inherently described by White. As such, claim 5 is fully

patentable over the cited reference and the rejection should be reversed.

5. Group 5 (claims 6 and 17) is not anticipated by White

The claims of group 5 depend from the independent claims of group 1 and thus

continues all of the limitations of group 1. Consequently, the arguments presented above in support

of the patentability of group 1 are incorporated hereunder in support of group 5.

11 Office Action, July 3, 2003, page 2, section 2, how 11.

Docket Number: 0325.00364

Application No.:

The claims of group 5 further provide a first input signal that comprises a single bit

sectal configuration. In contrast, White appears to be silent regarding a single-bit serial configuration

for the addresses Ar, Br, Ai and Bi. Therefore, White does not appear to disclose or suggest a first

imput signal that comprises a single-bit social configuration as presently claimed

CHRISTOPHER MAIORANA

Furthermore, the assertion on by the Examiner that "it data is represented as a single

buthen there is no difference between a social and a parallel configuration  $^{eQ}$  does not appear to be

expressly or inherently described by White. Since White appears to be silent regarding a single-bit

parallel address (an oxymoron in itself), the hypothetical "if" asserted by the fixaminer is irrelevant,

Therefore, the Examiner has failed to establish prima facre anticipation that a single-bit social

configuration is expressly of inherently described by White. As such, the claims of group 5 are fully

patentable over the cited reference and the rejection should be reversed.

Group 6 (claims 7, 8 and 9) is not auticipated by White 6.

The claims of group 6 depend from claim 1 and thus contains all of the limitations

of claim I (group 1). Consequently, the arguments presented above in support of the patentiability

of group 1 are incorporated hereunder in support of group 6

The claims of group 6 further provide a third look-up table configured to generate

a thrid partial product signal from a third address formed by concatenating the first input signal and

the finish input signal. In contrast, White appears to be silent regarding concatenating any two of

the addresses Ar, Br, Ai or Bi. Therefore, White does not appear to disclose or suggest a third look-

7 Office Action, July 3, 2003, page 2, section 2, back 11-13

Docker Number: 0325,00364

Application No.:

apetable configured to generate a third partial product signal from a third address formed by concatenating a first input signal and a fourth input signal as presently claimed.

Furthermore, the Examiner has failed to provide any evidence of anticipation for concatenation of a first input signal and a fourth input signal. Afterefore, the lixanuncr has failed to est, blish prima facie anticipation that a third look-up table configured to generate a third partial product signal from a third address formed by concatenating a first input signal and a fourth input supply a correstly or inherently described by White. As such, the claims of group 6 are fully patentable over the cited reference and the rejection should be reversed

#### 7. Group 7 (claims 10 and 11) is not anticipated by White

The claims of group 7 depend from claim 4 and thus contains all of the limitations of claim 1 (group 1). Consequently, the arguments presented above in support of the patentability of group 1 are incorporated hereunder in support of group 1.

The claims of group 7 further provide that the logic cucuit is further configured to shift the first partial product signal in response to a first shift signal before generating the output signal. In contrast, White appears to be silent regarding shifting any signal presented by the memory elements 21-28. Therefore, White does not appear to disclose or suggest a logic circuit configured to shift a first partial product signal in response to a first shift signal before generating an output signal as presently claimed.

"Office Action, July 3, 2003, page 2, section 2.

Doclart Number: 0325,00364

Application No.:

Furthermore, the Examiner has failed to provide any evidence of anticipation for

shottin  $e^{A}$ . Therefore, the fix arminer has failed to establish primaring we suffer panen that a logic circuit.

configured to shift a first partial product signal in response to a first shift signal before generating

an output signal is expressly or inherently described by White. As such, the gluons of group 7 are

fieldy patentiable over the cited reference and the rejection should be reversed.

8. Group 9 (claims 13, 16, 18, 19 and 20) is not anticipated by White

The claims of group 9 depend from the independent claims of group 1 and thus

contains ait of the limitations of group 1. Consequently, the arguments presented above in support

of the patentability of group 1 are incorporated hereunder in support of group 9.

Furthermore, the Examiner has failed to provide any exidence of maticipation for any

of the elements within the claims of group 9.25. Therefore, the Examiner has faded to establish prima

factor autoapation that the elements for the claims of group 2 are expressly or inherently described

by White. As such, the claims of group 9 are fully parentable over the effect reference and the


rejection should be reversed.

"Office Action, July 3, 2003, page 2, section 2

\*\* Office Action, July 3, 2003, page 2, section 2.

Decl et Number: 0325,00364

Application No.:



## 35 U.S.C. § 103

P[F]o establish obviousness based on a combination of the elements direlosed in the prior art, there must be some motivation, suggestion or feaching of the desirability of making the specific combination that was made by the applicants. The "[T]he factual inquiry whether to combine betweeness must be thorough and searching. This factual question ... [cannot] be resolved on subjective belief and unknown authority. In must be based on objective evidence of record. The Examiner must show that (a) there is some suggestion or motivation, either in the references or in the knowledge generally available to one of ordinary skill in the art, to modify or combine the references, (b) there is a reasonable expectation of success, and (c) the prior art reference (or combination of references) teaches or suggests all of the claim limitations as arranged in the claims. Furthermore, The Court of Appeals for the Federal Circuit has indicated that the requirement for showing the teaching of motivation to combine references is "tigorous" and must be "clear and particular".

Docket Number: 0325,00364

Amplication No:

<sup>&</sup>lt;sup>26</sup> In re Kotrab, 217 F.3d 1365, 1370, 55 USPQ2d 1343, 1346 (Fed. Cir. 2000) (citing In re Dance, 460 F.3d 1339, 1343, 48 USPQ2d 1635, 1637 (Fed. Cir. 1998): In re Gordon, 733 F.2d 900, 902, 321 USPQ 1125, 1127 (Fed. Cir. 1984)).

<sup>&</sup>lt;sup>27</sup> Mc Ginley v. Franklin Sports, Inc., 262 F.3d 1349, 1351-52, 60 USPQ2d 1001, 1008 (Fed. Cur. 2001)

<sup>&</sup>lt;sup>28</sup> In re Lee, 277 F.3d 1338, 1343-44, 61 USPQ2d 1430, 1434 (Fed. Ch. 2002).

<sup>&</sup>lt;sup>19</sup> Id. at 1343, 61 USPO2d at 1434.

<sup>39</sup> M.P.E.P., Eighth Edition, Revised February 2003 §2142

<sup>&</sup>lt;sup>11</sup> in ra Anita Dembiezak and Benson Zinbarg, 50 U.S.P.O 2d 1614 (Fed. Cir. 1999).

#### Group 8 (claim 12) is patentable over Wiote in view of Chebrazi i.

Claim 12 depends from claim 1 and thus contains all of the limitations of claim 1 agroup 1). Consequently, the arguments presented above in support of the patentability of group 1 are incorporated hereunder in support of group 8.

CHRISTOPHER MAIORANA

The Examiner has failed to establish prima fact, obviousness for lack of clear and particular evidence to combine the White and Chelirazi references. The Examiner has failed to movide particular findings as to the reasons a skilled artisan, with no knowledge of the presently changed invention, would have selected the cited references for combination. The factual inquiry whether to combine references must be thorough and searching. The rigorous application of the requirement for showing the leaching or motivation to condunc references is accessory to avoid the subdy but powerful attraction of a hindsight-based obviousness analysis, it is improper, in determining whether a person of ordinary skill in the art would have been led to the combination of references, simply to use that which the inventor taught against us teacher. As such, because of a lack of carnealar findings as to the reasons a skilled artism, with no knowledge of the presently claimed invention, would have selected the cited references for combination, the Examiner does not appear to have met the burden of factually establishing a prima piece case of obviousness.12 Therefore, claim 12 is fully parentable over the cited references and the rejection should be reversed.

M.P.E.P., Eighth Edition, Revised February 2003, §2142

## Choops 1-9 are separately patentable.

During prosecution, each independent and dependent claim is considered to be suparately patentable over every other claim. 34 As such, each of the above groups is considered to be senablely patentable over every other group. 11 In particular, each of the groups includes a unique combination of arguments that allow individual groups to stand over the references even if all of the other eroups fall.

Group 2 includes an argument that White does not disclose or suggest a dual port memory as presently claimed. Since group 1 does not depend on the dual port memory argument, group 2 may be found patentable even if group 1 is not.

Group 3 includes an argument that White does not disclose or singlest a quad port memory as presently claimed. Since groups 1 and 2 do not depend on the quad port memory argument, group 3 may be found patentable even in groups I and/or 2 are not

Group 4 includes an argument that White does not disclose or suggest a first input signal anhitratially equal to a third input signal or a fourth input signal. Since groups 1-3 do not depend on the substantially equal argument, group 4 may be found patentiable even if groups 1, 2 andree 3 are not.

<sup>&</sup>lt;sup>18</sup> Sec. e.g., Rowe v. Dror, 42 USPQ2d 1550, 1552 (Fed. Cir. 1997), Precouption Devices, Inc. v. Minneyota Mining and Manufacturing Company, 221 USPO 841, 843 (Fed. Ch. 1984), and Jones v. Hardy, 727 F.2d 1524, 1528, 220 USPQ 1021, 1024 (Fed. Cir. 1984) (It is well established that each claim in a patent constitutes a separate invention.).

<sup>&</sup>lt;sup>11</sup> M.P.H.P., Eighth Edition, Revised February 2003, 81206.

Group 5 includes an argument that White does not disclose or suggest a single-bit xarial configuration. Since groups 1-4 do not depend on the single-bit serial argument, group 5 may by famul patentable even if groups 1-3 and/or 4 are not

Group 6 includes an argument that White does not doclose or suggest a third look suptanto is presently claimed. Since groups 1-5 do not depend on the third look up-table argument, group 6 may be found patentable even if groups 1-4 and or 5 are not

Group 7 includes an argument that White does not disclose or suggest shifting as presently claimed. Since groups 1-6 do not depend on the shifting argument, group 7 may be found patentable even if groups 1-5 and/or 6 are not.

Group 8 includes an argument that the Examiner has furied to establish prima facte. obviousness to combine White and Chehrazi. Since groups 1-7 do not depend on the obviousness argument, group 8 may be found patentable even if groups 1 to and/or 7 arc not

Group 9 includes an argument that the Examiner has farled to provide evidence of principation for the claimed elements. Since groups 1-8 do not depend on the lack of evidence argument, group 9 may be found patentable even if groups 1 to and/or 7 are not

#### £ 3. CONCLUSION

None of the cited references concern concatenated irgan signals or a multiport memory as recited in claims 1, 14 and 15. The Examiner has failed to provide evidence of annopation for claims 2, 5-11, 13 and 16-20. Furthermore, claims 7-11 are compliance with 35 118 C 5(12, second paragraph. Hence, the Examiner has clearly cared with respect to the patentability of the claimed invention. It is respectfully requested that the Board overturn the

Proclet Number 0325 00364

Apple aron No.:

Examinar's rejection of all pending claims, and hold that the claims are not rendered anticipated or obvious by the cited references. However, should the Board fund the arguments berein in support of independent claims 1, 14, and/or 15 impersuasive, the Board is respectfully requested to carefully consider the arguments set forth above in support of each of the independently patentable groups

CHRISTOPHER MAIORANA

CHRISTOPHÉRIP, MANORANA, P.C.

Christopher h Majorana

Reg. No. 42,529

Dated December 2, 2003

24025 Greater Mack Suno 200 St. Chair Shores, MI 48080

(586) 498 0670

Docket Mamber: 0328.00364

Application No.:

, ,

## IX. APPENDIX

The claims of the present application which are involved in this appeal are as follows:

l	1. An apparatus comprising:
2	a first look-up-table configured to generate a first partial product signal from a first
3	address formed by concatenating a first input signal and a second input signal;
4	a second look-up-table configured to generate a second partral product signal from
; <del>5</del>	a account address formed by concatenating a third input signal and a tourth input signal; and
Ġ	a logic circuit configured to generate an output signal in response to said first partial
7	product argual and said second partial product signal, wherein said first look up table and said
8	second look up-table are implemented within a multiport memory
l	2. The apparatus according to claim 1, wherem said multiport memory comprises
1	a dual port memory.
l	3. The apparatus according to claim 1, wherein such multiport memory comprises
2	a quae port memory.
j	4. The apparatus according to claim 1, whereas said multiport memory is
2	selected from a group consisting of a RAM, a ROM, a PROM, an IPROM, an IFPROM, and a flash
ï	ngmore

2

3

said output signal.

1	5. The apparatus according to claim 1, wherein said first input signa	is
3	substantially equal to one of said third input signal and said fourth input signal.	
1	6. The apparatus according to claim 1, wherein said first input signal compr	isus
-2	a single but serial configuration.	
į	7 The apparatus according to claim 4, further comprising.	
2	a third look-up table configured to generate a third partial product signal from a ti	sinf
3	address formed by concatenating said first input signal and said fourth input signal.	,,,,,
i	8. The apparatus according to claim 7, further comprising:	
	a fourth look-up-table configured to generate a fourth partial product signal from	m a
[3	fourth address formed by concatenating said second input signal and said iterd input signal.	
1	9. The apparatus according to claim 8, wherein said logic circuit is furt	her
2	configured to generate said output signal in further response to said third partial product signal (	and
,3	sant fourth partial product signal.	
1	10. The apparatus according to claim 1, wherein and logic circuit is turn	her

configured to shift said first partial product signal in response to a first shift signal before generating

1	11. The apparatus according to claim 10 wherein said logic circuit is further
;	configured to shift said second partial product signal in response to a second shift signal before
3	generatory said output signal
ì	12. The apparatus according to claim 1 further compassing
2	a plurality of registers disposed between said first and said second look-up-tables and
i	said logic circuit.
1	13. The upparatus according to claim 1, wherein said first partial result signal is
2	an authmetic function of said first input signal and said second input signal.
i	14. An apparatus comprising:
5	means for generating a first partial product signal by looking up a first address formed
3	by concatenating a first input signal and a second input signal to a multiport memory;
-1	means for generating a second partial product signal by looking-up a second address
5	formed by concatenating a third input signal and a fourth input signal to said multiport memory; and
G	means generating an output signal in response to said first partial product signal and
1	said accord partial product signal.
ı	15. A method for implementing logical functions, comprising the steps of:
2	(A) generating a first partial product signal by looking up an address formed by
.3	concatenating a first input signal and a second input signal to a multiport memory

-1	<ul> <li>(B) generating a second partial product agnial by looking-up a second address</li> </ul>
Š.	for med by concatenating a third input signal and a fourth input signal to said multiport memory; and
ť)	(C) generating an output signal in response to said fast partial product signal and
7	and second partial product signal.
1	16. The method according to claim 15, wherein and first partial product signal
.2	is a logical function of said first input signal and said second input signal
ı	17. The method according to claim 15, wherem sold first input signal has a single-
2	bu solutionfiguration.
1	18. The method according to claim 15, wherein said multiport memory is selected
	from a group consisting of a RAM, a ROM, a PROM, an EPROM, an EEPROM, and a flash
1	then v
1	19. The method according to claim 15, wherein step (C) comprises the step of
.)	adding said first partial product signal and said second partial product signal.
1	20. The method according to claim 19, mather comprising the step of:
2	shifting said first partial product signal in response to a first shift signal before adding
3	to and second partial product signal.

Please date stamp and returnables Fosti and act - dedping recept or the following:

Response Transmittal (1 page in duplicate). Appeal Brief (22 pages in triplicate). Appendix (4 pages in triplicate). PTO-20 8 Form for \$3.30 00.

Applicam

Michael T. Moore et al.

For:

CHRISTOPHER MAIORANA

MUDITION OF IMPLEMENTING

LOGIC FUNCTIONS USING

LOOK UP LABLE

Serial No

. no/605,503 . Jone 28 . 3000

Filing Date Attorney

CPM

Docket No:

0325 00364

Via First Class Mad on December 2, 2003



RECEIVED CENTRAL FAX CENTER SEP 0 9 2004

## LAW OFFICES

## CHRISTOPHER P. MAIORANA P.C.

24840 HARPI-R AVENUE, SUITE 100 St. Clair Shores, Michigan 48080

CHRISTOPHUR PINMORANA ROBERT MIMILIEP JUBIN FINDBATONYSKI (586) 498-0670 Fax (586) 498-0673 maioranape conPATENTS, TRADEMARKS & COPPERITES

## FACSIMILE MESSAGE

tO.			
COMPANY	U.S. Patent and Trademark Office		
RF:	Serial No.: 09/605,503 - Filed: June 28, 2000		
FILA: NO.:	0325,00364		
FAX NO :	(703) 872-9306		
Prom.	Christopher P. Maiorana, Esq.		
DATH:	September 9, 2001		
	TOTAL NUMBER OF PAGES 28 (including cover sheet)		
If you do <u>not</u> r	eccive any of these pages, please telephone us at (586) 498-0670 $g_{\rm C}$ telefax us at (586) 498-0670		
COMMONIS	₫.		
	Enclosed: Appeal Brief, filed December 2, 2003  Copy of return postcard bearing PTO stamp		

The information contained in this facsimile message is privileged and confidented information ratended only for the undividual or entity named above. If the reader of this message is not the intended recipient (or the employee or agost responsible for delivering this message to the intended is expected, you are bereby notated that any dissemination, distribution or copying of this communication is any fly prohibited. It you have received this communication in error, please immediately notify us by telephone and return the ranginal communication to us at the above accessed via the U.S. Matt. Thank you.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ OTHER:

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.